Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

OSC phase noise modeling, veriloga model generation, and verification

Status
Not open for further replies.

newmedi

Newbie level 4
Joined
May 8, 2019
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
79
Hello,

Is there any workshop material which work through oscillator phase domain modeling and verification?
May be the flow will be something like this.

1. circuit simulation with .hb .hbnoise.
2. n, fc, c extraction from the simulation.
3. veriloga modeling
4. comparison of the veriloga model and the original circuit.

I think there might be class lab materials going through this.

Thank you,
Jinwook
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top