Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

BRAM model question?

Status
Not open for further replies.

Zerox100

Full Member level 6
Joined
Mar 1, 2003
Messages
328
Helped
21
Reputation
42
Reaction score
10
Trophy points
1,298
Activity points
2,604
Dear all

I have two model of BRAM in verilog. I dont know which of them is more accurate?
Could you please check the attached code and tell me which is better?
I have attached both of codes in "bram.txt"
 

Attachments

  • BRAM.txt
    1 KB · Views: 61

you should look at the synthesis guide. I'm guessing vivado won't like the second version. I'm not sure if it will like either actually.

also, the interface is weird. you set the address, we, and sel0 to do a write. you set the address then set sel0 on the next cycle to do a read. you always do the reads for both channels. the output toggles to 0 when sel is low, but it seems like this isn't needed at all as the driving module will know if it has set sel.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top