ebuddy
Full Member level 3
In this Makefile, I see something that I've never seen before:
Two things I am familiar with:
1. t1 target showed twice in the Makefile. Legal?
2. the assignment statement "a=1" showed up in the place of where prerequisites are expected.
This makefile works. So there is some rule I am not aware of. Could someone explain?
ebuddy
Code:
t1: a=1
t1:
@echo "hello"
Two things I am familiar with:
1. t1 target showed twice in the Makefile. Legal?
2. the assignment statement "a=1" showed up in the place of where prerequisites are expected.
This makefile works. So there is some rule I am not aware of. Could someone explain?
ebuddy