Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PSS does not converg

Status
Not open for further replies.
I mean, assume I build this circuit (This filter).
I use the probe station to measure the transfer function of this circuit. should I measure the S parameter of the circuit(Filter) to see transfer function?
 

Last edited:

I understand what you mean Pancho.
So, my question is: Assume I design a filter in CMOS 130nm Technolgy ,I create the layout for it and Then I should send this circuit for fabrication.
After my circuit is build how should I MEASURE this circuit(Filter)?
 

Thank you very much pancho for your reply
I think I understand now.I have a question regarding Noise figure .
My question if how can I simulate noise figure of this circuit ?I use pss+pac to see transfer function of the filter .what analysis I should use to see noise figure of the circuit?
 

Thank you very much pancho for your reply,
actually,I did pss+pnoise for pre-layout simulation ,but result does not make sense.
I have attched the setup of pss and pnoise and also shematic .Can you please take a look to see what is wrong?
 

result are attched:
 

Attachments

  • dc1.png
    dc1.png
    35.1 KB · Views: 84
  • flo1.png
    flo1.png
    41.1 KB · Views: 79
  • NFdsb1.png
    NFdsb1.png
    59.4 KB · Views: 83
  • pss1.png
    pss1.png
    29.9 KB · Views: 82

netlist is attched.
I am not sure how to create Skill code for post processing.
 

Attachments

  • netlist.txt
    21.1 KB · Views: 65
Last edited:

how can I create skill code for post prcessing?
In the link that you sent me ,it only shows how to create netlist

- - - Updated - - -

could you please tell me how to create skill code for post processing ?
 

I showed all in your trivial posts.
Surely read and understand.

Learn and understand tools you use.
All operation of Cadence ADE is controlled by Cadence SKill Language.

BTW, why do you set refsideband=-1 in pnoise setting ?
Can you understand refsideband in pnoise ?

Can you understand NFdsb, NFssb, NFasb ?
https://designers-guide.org/forum/YaBB.pl?num=1162399761

https://designers-guide.org/forum/YaBB.pl?num=1283769005/1#1

Your circuit is a filter not frequency conversion circuit.
Simply you can not understand definition of NF at all.
That’s all.
Close this trivial thread.
 
Last edited:

is there any way to create skill code for post processig ?I look for it and I could not find it
 

Pancho,
I am sorry about that.you are right ,it is a while I did not use Cadance.
I read those link that you send it.
I understand NFdsb, NFssb , NFasb somehow.
Actually ,my circuit is an N-path filter and I use switch and capacitor which frequency conversion happens by using the switch.
why do you set refsideband=-1 in pnoise setting? the answer is I was not sure how to set it up , I saw in instruction for , they set it to -1.
I have attached the netlist and "input.scs"
I really appreciate if you can guide me.
 

Attachments

  • netlist new.txt
    19.9 KB · Views: 65
  • input scs.txt
    21.1 KB · Views: 68
Last edited:

Saraadib said:
Actually ,my circuit is an N-path filter
and I use switch and capacitor which frequency conversion happens by using the switch.
Click to expand...
No.
You can not understand your circuit at all.

Input frequency is same as output frequency for your circuit.

Learn very basic things before EDA Tool Play.

Saraadib said:
I understand NFdsb, NFssb , NFasb somehow.
Click to expand...
I don’t think you can understand NF.
NFssb, NFdsb, NFasb all have no relation to your circuit at all.
Show me your definition of NF which you want to evaluate.
It is not ratio of SNRin and SNRout.

Denominator of NF is key.
Show me denominator of NF which you want to evaluate.
 
Last edited:

[Pancho,
I have attched theformula that I wan to use to calculate NF.
I should mention that Rind is :parasitic ressistance of inductor and RS is :source resistance
parasitic capacitance is ignored in this formula.
 

Attachments

  • formula.png
    formula.png
    7.7 KB · Views: 76

Saraadib said:
I have attched theformula that I wan to use to calculate NF.
I should mention that Rind is :parasitic ressistance of inductor and RS is :source resistance
parasitic capacitance is ignored in this formula.
Click to expand...
No.

I don’t know how you derive your F.
However, even if Rind=0, F=1 + Rs/Rsh > 1.
And what is Rsh ?
If Rsh=0, F is infinity.
If Rsh=Rs, F is 2.
If Rsh=infinity, F is 1.
However F of your circuit never can be 1 due to multiple folding noise from Rs, even if circuit is noiseless.

Can you understand basic noise from switched capacitor circuit, k*T/C ?
https://designers-guide.org/forum/YaBB.pl?num=1258339986

Surely learn and understand NF.

Consider what value has to be assigned for refsideband for your circuit.

https://www.edaboard.com/showthread.php?389590/page3#53
https://www.edaboard.com/showthread.php?389590/page3#56
https://designers-guide.org/forum/YaBB.pl?num=1239925339#7

You must not use NF as well as S-parameters, since you can not understand even very basic things at all.

Close this trivial thread, since appends after #39 are very out of title of this thread.
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top