Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

USB Core and USB Architecture

Status
Not open for further replies.

subbireddy

Newbie level 5
Joined
Feb 25, 2017
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
93
1. How function controller transfers are identified to be either targeting Buffer Memory or USB Core registers?
2. How does function controller exactly know which address of SRAM it should read/write in USB??
 

Hi,

first please explain why you posted in the "RF, Microwave, Antennas and Optics" section.

To your question:
Again a very unelaborated question. I assume nobody can help you when you don´t explain what you are talking about.
Give a link to internet pages. What datasheets and specifications do you refer to?
Draw a sketch about your idea.

Klaus
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top