+ Post New Thread
Results 1 to 14 of 14
  1. #1
    Member level 2
    Points: 1,706, Level: 9
    Achievements:
    7 years registered

    Join Date
    Apr 2012
    Posts
    48
    Helped
    0 / 0
    Points
    1,706
    Level
    9

    Circuit with an integrated FLIP FLOP

    Hello everyone,

    I have to make a small circuit with an integrated FLIP FLOP that has this function:

    1. pin A and B input to 1, pin C output goes to 1
    2. when pin A is 1 and pin B is 0, pin C goes to 0 and remains there even if pin B returns to 1
    3. pin C returns to 1 only when pin A goes from 1 to 0 and then to 1 again and with pin B to 1

    how could I do? Help thanks.

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 5
    Points: 25,144, Level: 38
    barry's Avatar
    Join Date
    Mar 2005
    Location
    California, USA
    Posts
    4,815
    Helped
    1065 / 1065
    Points
    25,144
    Level
    38

    Re: Circuit with an integrated FLIP FLOP

    This is a mess.

    In "1." you say C goes to 1 when A and B are 1. Then in "3." you say "pin C returns to 1 ONLY when pin A goes from 1 to 0 and then to 1 again and with pin B to 1". These two statements are contradictory. Maybe you should draw a timing diagram; that would help you and us.



  3. #3
    Super Moderator
    Points: 84,066, Level: 70
    Achievements:
    7 years registered
    Awards:
    Most Frequent Poster 3rd Helpful Member

    Join Date
    Apr 2014
    Posts
    17,099
    Helped
    3861 / 3861
    Points
    84,066
    Level
    70

    Re: Circuit with an integrated FLIP FLOP

    Hi,

    can you please draw a truth table,

    your 1) violates your 2)
    --> I assume: when pinA = 1 and pinB = 1: do nothing = hold mode = no change

    your 2) is O.K.

    your 3) reduces to: when pinA goes from 0 to 1 while pinB = 1: ouput = 1


    ****
    What happens when pinB = 0 while pinA goes from 0 to 1?

    Klaus

    - - - Updated - - -

    Hi,

    my first approach:

    DFF with asynchronous Reset:

    D = pinB
    Clk = pinA
    Rst = /pinB
    Q = output


    Klaus
    Please don´t contact me via PM, because there is no time to respond to them. No friend requests. Thank you.



  4. #4
    Member level 2
    Points: 1,706, Level: 9
    Achievements:
    7 years registered

    Join Date
    Apr 2012
    Posts
    48
    Helped
    0 / 0
    Points
    1,706
    Level
    9

    Re: Circuit with an integrated FLIP FLOP

    Can you give me an example of circuit …

    At power on, C goes to 1 if A and B are at 1.
    After if B goes from 1 to 0, C goes to 0 and stays there until there is a reset of the circuit….

    I hope this is clearer …

    Click image for larger version. 

Name:	Immagine1.jpg 
Views:	7 
Size:	36.1 KB 
ID:	158520
    Last edited by tnnedaboard; 31st March 2020 at 07:53.



    •   AltAdvertisement

        
       

  5. #5
    Super Moderator
    Points: 54,852, Level: 57

    Join Date
    Apr 2011
    Location
    Minneapolis, Minnesota, USA
    Posts
    13,361
    Helped
    2654 / 2654
    Points
    54,852
    Level
    57

    Re: Circuit with an integrated FLIP FLOP

    Quote Originally Posted by tnnedaboard View Post
    Click image for larger version. 

Name:	Immagine1.jpg 
Views:	7 
Size:	36.1 KB 
ID:	158520
    Since output changes after a time (although inputs are unchanging)...
    Then it suggests there's a capacitor and resistor creating a time delay. This is known as a one-shot. It's made with a flip-flop.



  6. #6
    Member level 2
    Points: 1,706, Level: 9
    Achievements:
    7 years registered

    Join Date
    Apr 2012
    Posts
    48
    Helped
    0 / 0
    Points
    1,706
    Level
    9

    Re: Circuit with an integrated FLIP FLOP

    Could I kindly have an example of a circuit to start from?

    this is the state diagram

    Click image for larger version. 

Name:	Immagine3.jpg 
Views:	0 
Size:	127.7 KB 
ID:	158522



    •   AltAdvertisement

        
       

  7. #7
    Super Moderator
    Points: 84,066, Level: 70
    Achievements:
    7 years registered
    Awards:
    Most Frequent Poster 3rd Helpful Member

    Join Date
    Apr 2014
    Posts
    17,099
    Helped
    3861 / 3861
    Points
    84,066
    Level
    70

    Re: Circuit with an integrated FLIP FLOP

    Hi,

    "my first approach" of post#3 should give all you need to know.

    If not, then do an internet search with the given informations.

    Klaus
    Please don´t contact me via PM, because there is no time to respond to them. No friend requests. Thank you.



  8. #8
    Advanced Member level 4
    Points: 8,816, Level: 22
    Achievements:
    7 years registered

    Join Date
    Nov 2009
    Location
    Italy
    Posts
    1,196
    Helped
    406 / 406
    Points
    8,816
    Level
    22

    Re: Circuit with an integrated FLIP FLOP

    From the state diagram you can sythesize a sequential network. Since each FF can store 2 states, but you have 3 states you will need 2 FF. I started the derivation, I think you can continue by yourself adding the network that produces the wanted output for each state and finally drawing the schematic.

    Click image for larger version. 

Name:	FlipFlop.jpg 
Views:	6 
Size:	502.5 KB 
ID:	158526

    Please check that I didn't make some error in placing the number into the state table or the K-maps



  9. #9
    Member level 2
    Points: 1,706, Level: 9
    Achievements:
    7 years registered

    Join Date
    Apr 2012
    Posts
    48
    Helped
    0 / 0
    Points
    1,706
    Level
    9

    Re: Circuit with an integrated FLIP FLOP

    Quote Originally Posted by albbg View Post
    From the state diagram you can sythesize a sequential network. Since each FF can store 2 states, but you have 3 states you will need 2 FF. I started the derivation, I think you can continue by yourself adding the network that produces the wanted output for each state and finally drawing the schematic.

    Click image for larger version. 

Name:	FlipFlop.jpg 
Views:	6 
Size:	502.5 KB 
ID:	158526

    Please check that I didn't make some error in placing the number into the state table or the K-maps
    Kindly, can you complete the states table?

    the integrated CD74HC74, could it be fine? http://www.ti.com/lit/ds/symlink/cd74hc74.pdf



  10. #10
    Advanced Member level 4
    Points: 8,816, Level: 22
    Achievements:
    7 years registered

    Join Date
    Nov 2009
    Location
    Italy
    Posts
    1,196
    Helped
    406 / 406
    Points
    8,816
    Level
    22

    Re: Circuit with an integrated FLIP FLOP

    Yes, you can use the FF CD74HC74.
    I don't think is correct I do the homeworks for you. I just gave you an hint on how to proceed (an plese check the figures I used are correct). Anyway to generate the output you want (that is the level related to each state) you have to synthesize a logic that involves Q0 and Q1 (outputs of the two FFs)



  11. #11
    Member level 2
    Points: 1,706, Level: 9
    Achievements:
    7 years registered

    Join Date
    Apr 2012
    Posts
    48
    Helped
    0 / 0
    Points
    1,706
    Level
    9

    Re: Circuit with an integrated FLIP FLOP

    Quote Originally Posted by albbg View Post
    Yes, you can use the FF CD74HC74.
    I don't think is correct I do the homeworks for you
    I absolutely don't want this ...

    However, in the meantime, it made it simpler, that is, with the evergreen NE555 and two transistors ...

    What do you think?

    Click image for larger version. 

Name:	schema.jpg 
Views:	7 
Size:	110.1 KB 
ID:	158550



    •   AltAdvertisement

        
       

  12. #12
    Advanced Member level 4
    Points: 8,816, Level: 22
    Achievements:
    7 years registered

    Join Date
    Nov 2009
    Location
    Italy
    Posts
    1,196
    Helped
    406 / 406
    Points
    8,816
    Level
    22

    Re: Circuit with an integrated FLIP FLOP

    I didn't analyze in detail the circuit with 555, in any case it isn't a state machine. Using FF (the synchronous in and out) you'll have the change among states (then the outputs) synchronized with an incoming clock. What exactly have you been asked to design ?



  13. #13
    Advanced Member level 5
    Points: 10,818, Level: 24
    d123's Avatar
    Join Date
    Jun 2015
    Posts
    1,895
    Helped
    433 / 433
    Points
    10,818
    Level
    24

    Re: Circuit with an integrated FLIP FLOP

    Hi,

    Interesting circuit implementation of the idea.

    I noticed T = 1 x R x C. It's actually T = 1.1 x R x C for the 555 monostable. 2 x 4.7uF in parallel and 100k = 1.034 seconds. The trigger capacitor could be much smaller, but so long as trigger is shorter than pin 3 high duration your trigger RC is fine.

    Walt Jung's IC Timer Cookbook pdf is easy to get on the Internet and has some 555 flipflops and so on you might want to copy or adapt to your needs.

    Maybe an AND gate for A and B into a CD4017 clk pin and output 2 or 3 into reset could achieve the goal. Or using clk, !clk and reset of the 4017.

    I may not have understood how your circuit works. Are SW A and SW B pushbuttons or signals? I ask as I did a little truth table for the circuit and it looks like C, the NPN, is always on in every of the four conditions you have, so the relay coil is energized in both POR conditions and in both "after x minutes" conditions. Maybe I misunderstood something about the circuit operation. Have you tested to see if it works?



  14. #14
    Advanced Member level 5
    Points: 10,818, Level: 24
    d123's Avatar
    Join Date
    Jun 2015
    Posts
    1,895
    Helped
    433 / 433
    Points
    10,818
    Level
    24

    Re: Circuit with an integrated FLIP FLOP

    Hi,

    Had time to think about the circuit requiement. Here is an alternate version that also uses a monostable 555 annd BJTs. I hope I understood the function and this achieves it.

    Click image for larger version. 

Name:	555 ABC POR CIRCUIT.JPG 
Views:	2 
Size:	280.0 KB 
ID:	158575

    - - - Updated - - -

    Whoops, your version also uses two BJTs, not three, my mistake, couldn't fully remember the schematic. :)

    Anyway, hope your question is solved with one circuit or another or the ff suggested version.



--[[ ]]--