Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[LAYOUT] When pcell is created created, bulk and gate are shorted!

Status
Not open for further replies.

Fávero Santos

Junior Member level 1
Joined
Jul 9, 2013
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,439
Hello, guys, how are you?

First of all, I'm using Cadence and Layout GXL (IC version is 6.1.8). Process is GF_8HP (available via MOSIS).

I would like to ask if anyone know how to solve the following issue:

When generating a nfet_rf cell into Layout GXL, I get four erros in the "Annotation Browser". These four errors are short circuit errors. When inspecting the layout cell, I observed that the bulk and the gate rings overvalps one in relation to the other, as both are placed on M1, causing all this four shorts. Let me present you an image of this issue:

fig1.JPG
In this image I'm presenting the lower left side of an RF NFET with the option "Substrate Ring" set as "M2 wiring". Note that /B/ and /G/ are shorted via M1.

If I change the "Substrate Ring" option to "Legacy", those shorts are gone:
fig2.JPG
In this image I'm presenting the lower left side of and RF NFET with the option "Substrate Ring" set as "Legacy". Note that there's no /B/ and /G/ short circuit - all shorts erros are gone.

So finally, my doubt is: is there any way to remove these shorts caused when the "Substrate Ring" option is se to "M2 wiring"? Additionally, do you guys know why this short is happens (Am I using a wrong configuration somehow?). Going even further, why would this happens to this cell?

Thank you so much for the time and effort on considering my post. I hope you guys have a great and enjoyable weekend.

Many thanks
Fávero
 

I do not see the gate contacts. Maybe there is a field / box
pertaining to how they should project from the body, which
would then push out the "B" ring.

But the possibility of a defective PCell can't be ruled out
at this time with the information at hand.

If you had a reference layout that successfully used this
PCell in the "new" (non-"legacy") configuration, its
properties might hold more useful clues.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top