Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to estimate power consumption at the IP design level?

Status
Not open for further replies.

luoyanghero

Junior Member level 3
Joined
Nov 22, 2016
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
ShengXiaLu
Activity points
1,219
description:
In the IP design stage, sometimes there is no actual foundry-library to test IP performance, so will use similar foundry-library (or even any foundry-library) for testing.
IP test points are: highest frequency, area, power consumption.
As for area, we can use '2-input-NAND' as the unit area, and calculate the gate-count for the area estimate.
problem:
As for the power consumption, is there any quantity as the unit for power consumption, and thus there is a quantity for power consumption estimating?
 

RTL level: Using tools, such as spyglass power, joulus
Gate level: Using tools, PTPX
 

I don't understand the question. The unit utilised for power is W, there is no need for a proxy for power.
 

If you know roughly how frequently FFs and gates toggle for a particular design, you can multiply that factor by the number of gates times the power consumption for the average gate, for a very coarse estimate. But it's very easy to be orders of magnitude out.
 
Thanks a lot. gates toggle can be as a quantity for power coarse calculate.

- - - Updated - - -

'W' is an absolutely unit. I want to find a relative unit.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top