Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Latency and skew of clock tree

Status
Not open for further replies.

riti

Member level 1
Joined
Dec 13, 2014
Messages
39
Helped
0
Reputation
0
Reaction score
2
Trophy points
8
Activity points
323
I have tried building clock tree in icc2.but tool is not able to achieve target latency and skew, also I have one 1 Drc(trans) violation so DRC could not be the reason. From where I should start my debug for this behaviour of tool.
 

I have tried building clock tree in icc2.but tool is not able to achieve target latency and skew, also I have one 1 Drc(trans) violation so DRC could not be the reason. From where I should start my debug for this behaviour of tool.

how did you decide the target latency and skew? start from there
 
  • Like
Reactions: riti

    riti

    Points: 2
    Helpful Answer Positive Rating
Thanks for your reply!
I have just entered into project....that was set based into previous projects ( I am new in the company)....but that I know for sure that values which they have set are correct.
Could you please guide me how to debug if consider target values set is correct.
 

Thanks for your reply!
I have just entered into project....that was set based into previous projects ( I am new in the company)....but that I know for sure that values which they have set are correct.
Could you please guide me how to debug if consider target values set is correct.

It's hard to think that clock skew/latency can be reused from previous project unless they are very similar in size, same node, same relative number of clock tree leafs.

You may want to play with floorplanning if that is a possibility. You may want to play with the list of allowed cells for CTS. Your options are limited.
 
  • Like
Reactions: riti

    riti

    Points: 2
    Helpful Answer Positive Rating
I have noticed one thing, when I used certain buffers then click latency and skew is better and comparable to target. But when I don't use those buffers it's not at all comparable.
How I can trace what difference those buffers are creating ?

One more thing I would like to add, how to decide target clock latency and skew value?
 

One more thing I would like to add, how to decide target clock latency and skew value?

It's a tradeoff. the more you push, the faster the circuit runs, but more power it burns. you have to reason with the design spec (maybe you are obliged to hit that sweet 2GHz frequency) and with your engineering gut instinct (maybe I can save 1% here if I allow timing to degrade a bit...).
 
  • Like
Reactions: riti

    riti

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top