+ Post New Thread
Results 1 to 2 of 2
  1. #1
    Newbie level 1
    Points: 18, Level: 1

    Join Date
    Mar 2020
    Posts
    1
    Helped
    0 / 0
    Points
    18
    Level
    1

    two test case clock gating check circuit & clock divide generation circiut

    Hi all
    I want two test case in verilog netlist and sdc to test the same
    1)clock gating check circuit
    2)clock divide generation circiut

    prakash

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 4
    Points: 8,970, Level: 22
    Achievements:
    7 years registered Created Blog entry
    dpaul's Avatar
    Join Date
    Jan 2008
    Location
    Germany
    Posts
    1,344
    Helped
    288 / 288
    Points
    8,970
    Level
    22
    Blog Entries
    1

    Re: two test case clock gating check circuit & clock divide generation circiut

    Write your RTL, define the constraints (SDC) and then generate the netlist.............

    show us what you have done, where you are stuck or ask if you have a specific question!
    FPGA enthusiast!



--[[ ]]--