Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Results for hierarchical LVS

Status
Not open for further replies.
A

aditya1579

Member level 2
Joined
Jan 2, 2013
Messages
47
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,624
Hi,

Suppose I have an incorrect nets error at the cell level in lvs.

For eg: if I have a cell and2x2, and the tool is reporting "incorrect nets" error under this cell, besides the top level cell.

My question is, since there are many occurrences of the above cell in the layout and source, on what basis is this "incorrect nets" error reported ?

Because it may so happen that one instance of the and2x2 cell is properly connected, but some other instances are not.

In other words, can someone please explain to me how the reporting for lvs is done hierarchically ?

Thanks.
 

In General,
Suppose you give AND cell as hier cell.
If the cell itself is failing, then it means the netlist and gds2 of Cell is not proper.
If the Failure is a top, you need to track the netlist/spice from the error report.
 

No matter the subckts in your spice or cdl file whatever, or the cells in your gds, the same cell, subckt only exist once, they will be instantiated one or more times to build your top design. Then the tool check each circuit unit only one time.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top