Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design CMOS transmission gate for digital switch in programmable resistors

Status
Not open for further replies.

Junus2012

Advanced Member level 5
Joined
Jan 9, 2012
Messages
1,552
Helped
47
Reputation
98
Reaction score
53
Trophy points
1,328
Location
Italy
Activity points
15,235
Dear friends,

I see most of the designers makes the PMOS transistor three times bigger than NMOS (to compensate for mobility difference) when designing the TG, what this lead in actual circuit performance, while Ron(tG) = RN||RP, it means if the target to reduce RON then we can make NMOS=PMOS and increase them both, what is the advantagues of having ratio in between ?


For my application, I using the TG to selectviliely making shorts on some of resistors (by connecting it in parallel to the resistor, so when it is on it will shot this unit) to have programmable resistors , does really the symetry of the TG will be matter ?
 

There are three regions..
1. Only pMOS is on.
2. Only nMOS is on
3. Somehwere in between
You would want the same resistance in all the three regions to avoid distortion. To satisfy the same resistance between 1 and 2, we use the different sizes. And then we pray we get the same in between. Does not happen sub 100nm nodes.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top