Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to find processing time of an algoritm in Vivado 2017?

Status
Not open for further replies.
D

daskk62

Guest
I developed an algorithm using verilog-hdl in vivado. Now I want to check how long my algorithm will take to process 200 samples without actually dumping it in FPGA kit. So, how to check processing time of a design in vivado software only?
 

The processing time is fixed by algorithm design and doesn't depend on Vivado software.

Are you talking about a pipelined design that reads one data point per clock cycle or a sequential algorithm processing previously stored data?

In any case, the processing time can be checked with a function simulation.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top