Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About can't find PDK in layout in Cadence

Status
Not open for further replies.

Trafford

Newbie level 4
Joined
Nov 15, 2019
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
34
I have a VCVS instance in my schematic design. I can't find VCVS in layout after generate from schematic because there is no VCVS PDK in Layout. How can solve this problem? Thanks. Attached is VCVS symbol in schematic.
 

Attachments

  • vcvs.png
    vcvs.png
    783 bytes · Views: 159

I have a VCVS instance in my schematic design. I can't find VCVS in layout after generate from schematic because there is no VCVS PDK in Layout. How can solve this problem? Thanks. Attached is VCVS symbol in schematic.

PDKs pertain to physical implementation at a foundry (and
the precursor steps of design capture / synthesis / analysis).

vcvs is an ideal component with no physical implementation.
It is ignored for LVS (lvsIgnore='t') and there is nothing to be
generated.

Now if you made a transistors-and-passives implementation
of that function (like, say, an op amp buffer with the same gain)
using foundry PDK library elements then you would see a
schematic-driven-layout produced.
.
 

Hi, thank you for your response. It do solve my problem. I have one more question. How can I generate schematic - driven-layout in virtuoso?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top