Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Tetramax appropriate commands for stuck at 1

Status
Not open for further replies.

mooh

Newbie level 1
Joined
Jan 14, 2020
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
5
So I want to see what are the input patterns of the design which has an output of stuck at 1 at the output named 'outtt' of my behavioral verilog code (of course which I later synthesized)...what should be the appropriate commands for tetramax for this? :?:
 

Attachments

  • Capture.PNG
    Capture.PNG
    87.3 KB · Views: 138

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top