So I want to see what are the input patterns of the design which has an output of stuck at 1 at the output named 'outtt' of my behavioral verilog code (of course which I later synthesized)...what should be the appropriate commands for tetramax for this?