Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Interpreting Timing Diagram of Encoder

Status
Not open for further replies.

curious_mind

Full Member level 4
Joined
Apr 14, 2019
Messages
208
Helped
0
Reputation
0
Reaction score
2
Trophy points
18
Activity points
1,573
I was going through SICK absolute encoder **broken link removed**. Referring to page No 7, timing diagram depicts that for 30 bits resolution, 33 clock pulses needs to be sent to retrieve position information. Is that right?
 

Hi,

Always use the datasheet directly from the manufacturer, they are most up to date.

It depicts 34 clock cycles.
* 1 start (before the data: H-L-H cycle)
* 30 data
* 3 error

Klaus
 

I agree, but what would happen if we transmit less no of pulses say 30 for data
 


Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top