Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Phase locked Loop Locking

Status
Not open for further replies.

firasgany7

Junior Member level 1
Joined
Oct 11, 2019
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
209
Hi guys,

I designed a PLL, and I'm not getting to a locking state yet. I'm trying to debug the problem by observing the behavior of different signals.
It seems that I'm getting only Up Pulses and the behavior is periodic.

here is one that simulation that shows the periodic behavior of Up pulses:

pll_sim1.png


Plll_schematic.png

do you suspect any problem with any device just by looking at this simulation?


thanks
 

I would say something is wrong in the first block if the ring oscillator is working correctly. First check the oscillator is capable of running at the desired frequency so it isn't trying to keep pushing it higher but not succeeding.

Brian.
 

The locking doesn't occur in few hundreds of nanosecond..It takes generally much more than this..
Observe the Output Frequency if there is a changing then increase your simulation stop time in according with..
 

To me it looks like the loop is unstable, but you really
do need a longer run time to be sure.

I recommend checking the VCO tune range first, it
looks like the vctrl needs to be nearly railed high in
order to flip from "up" to "down" charge pump control.
That it does so, indicates that at least the phase
detector works. But this may be a cause of "windup"
and loop instability.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top