Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

when neg. edge flop followed by pose. edge flop both have different clock then locku

Status
Not open for further replies.

alp507

Newbie level 4
Joined
Dec 30, 2019
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
35
use of lockup latch is for resolve hold violation but doubt is that the when neg. edge flop followed by pose. edge flop both have different clock then lockup-latch is required or not ???
 

Positive, negative edge have nothing to do with it.
The problem is non-determinstic, non-stable phase
relation between clocks.

A negative edge FF followed by a positive edge FF
will do the metastability-scrubbing job if the two
"different" clocks are same frequency and have a
fixed phase relation (as would, say, two branches
of the same master clock source / clock product).
Provided that regular old timing margin is met,
Clkb-Q1-Clk-Q2.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top