Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

0-9 2 forward 1 back counter design

Status
Not open for further replies.
L

Laskon

Newbie level 3
Joined
Dec 23, 2019
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
20
i need 0-2-1-3-2-4-3-5-4-6-5-7-6-8-7-9 JK FF truth table. Please help
 

Hi,

Show what you have done so far.
We are not here to solve homework.
We are here to correct your solution.

Klaus
 

My guess, the state space can be represented with 5 bits (4 bits for the decade counter, one up/down flag).

Use pencil and paper, sketch the table.
 

0-9 2 FORWARD 1 BACK design counter

I'm tring do 2 forward 1 back counter. it is like 0-2-1-3-2-4-3-5...
I think I make some mistakes and I get mistakes. Can you show me what I did wrong ? I have to design my project on Proteus.
When I activate Proteus, I see 0-4-2-4 on the display.
Here are some of the works I've done
PROTEUS.pngTRUTH TABLE.png
 

The counter can't be implemented with only 4 FF, you need a 5th FF that stores an up/down flag. Count 2 is e.g. followed either by 1 or 4. It's impossible to derive the next state from only the counter state.
 

Do you think mine's truth table is correct or im wrong way about t.b ?
 

The table isn't correct. It has wrong (e.g. 190, 191) and ambiguous (e.g. 192, 202) lines.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top