Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Phase Detect Circuitry

Status
Not open for further replies.

promach

Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,199
Helped
2
Reputation
4
Reaction score
5
Trophy points
1,318
Activity points
11,636
How is clk_dcc generated from the following phase detect circuitry ?

KyVfbiu.png
 

D flip-flop is frequently used to create a divide-by-2. Thus its output is 50 percent duty cycle (labelled clk_dcc).

There are invert-gates in a feedback loop. It makes operation a bit more complicated. Is your question about their effect on the D FF?
 
There are invert-gates in a feedback loop. It makes operation a bit more complicated. Is your question about their effect on the D FF?

@BradtheRad

Could you explain more about the CMOS invert gate in the feedback loop ?
 

The rightmost invert-gate pulls the D pin hi or low, to drive flip-flop operation in a correct way that divides by 2.

Usually a divide-by-2 schematic omits the invert-gate and connects D pin to Not-Q pin.
However we might surmise that the invert-gates together create a slight delay function, seeing there are buffers in your schematic labelled with a delay function.

Fast speeds (as 400MHz) can create delays simply due to propagation time in switching devices. Whereas, at slow speeds we usually see capacitors or inductors arranged clearly and understandably to form a delay network.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top