+ Post New Thread
Results 1 to 4 of 4
  1. #1
    Advanced Member level 5
    Points: 33,918, Level: 44
    Achievements:
    7 years registered

    Join Date
    Sep 2008
    Location
    cambridge
    Posts
    7,042
    Helped
    513 / 513
    Points
    33,918
    Level
    44

    Logic Buffer IC delay (74HC4049)

    Hi,.
    The HC4049 buffer has a transition time of 19ns (at 4v5=vcc) and a propagation delay of 21ns. Does that mean a low to high transition will actually take 40ns?

    74HC4049 datasheet
    http://www.ti.com/lit/ds/symlink/cd74hc4049.pdf

    Also, these timings relate to a 50pF load capacitance…but what if I am cascading them, and I only have therefore 10pF load capacitance…what then are the timings?
    The output impedance isnt given, so i cant do an RC delay calculation.

    •   AltAdvertisement

        
       

  2. #2
    Super Moderator
    Points: 263,483, Level: 100
    Awards:
    1st Helpful Member

    Join Date
    Jan 2008
    Location
    Bochum, Germany
    Posts
    46,034
    Helped
    14000 / 14000
    Points
    263,483
    Level
    100

    Re: Logic Buffer IC delay (74HC4049)

    You can refer to the typical propagation delay (6 ns) for a rough estimation. Adding transition and propagation or looking at maximum values doesn't a realistic picture.



    •   AltAdvertisement

        
       

  3. #3
    Advanced Member level 5
    Points: 24,669, Level: 38
    barry's Avatar
    Join Date
    Mar 2005
    Location
    California, USA
    Posts
    4,726
    Helped
    1048 / 1048
    Points
    24,669
    Level
    38

    Re: Logic Buffer IC delay (74HC4049)

    right there on page 4 is a pretty picture explaining exactly what propagation delay and transition time are. Propagation delay is the time from the midpoint of the input transition to the midpoint of the output transition. I, personally, would design for worst case values. If you design for typical values, you're just asking for trouble.

    Without further information about your circuit it's not possible to offer any more advice. But I have to ask why you would cascade these gates. Two inverters is exactly the same as no inverters.



    •   AltAdvertisement

        
       

  4. #4
    Super Moderator
    Points: 263,483, Level: 100
    Awards:
    1st Helpful Member

    Join Date
    Jan 2008
    Location
    Bochum, Germany
    Posts
    46,034
    Helped
    14000 / 14000
    Points
    263,483
    Level
    100

    Re: Logic Buffer IC delay (74HC4049)

    I, personally, would design for worst case values. If you design for typical values, you're just asking for trouble.
    Normally yes. treez is however designing logic gate delay. It should start with typical values, considering the full min to max range.


    1 members found this post helpful.

--[[ ]]--