Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

CMOS Fabrication process in 80s and 90s

Status
Not open for further replies.

EEcrazy

Newbie
Joined
Oct 29, 2010
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,354
Is anyone aware of a complete detailed description of the older commercial CMOS manufacturing processes, something between 1um to 2um node?
There a lot of simplified process flows out there, and each of them appears to skip different steps. So I could not find an exact answer on some of the question, e.g. at what point they started adding LDD, channel stop implants, silicide, planarization, etc. What are the must have features to make a reliable CMOS ASIC with 1um and 2um gate lengths?
Thanks a lot in advance!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top