Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Including geometric variation of transistors using Montecarlo simulation in Cadence

Status
Not open for further replies.

Junus2012

Advanced Member level 5
Joined
Jan 9, 2012
Messages
1,552
Helped
47
Reputation
98
Reaction score
53
Trophy points
1,328
Location
Italy
Activity points
15,235
Hello friends,

I read couple of papers in which the author performed a montecarlo based on geometric (dimention) variations. How can I define such setup ? is there any setting for that ?

for further detail you can see the following papers

https://ieeexplore.ieee.org/document/4349224?arnumber=4349224

https://link.springer.com/article/10.1007/s10470-016-0874-2


Also in the first paper the author run the Montecarlo in conjuction of corners (SS, FF...etc), why he should include these corners when it will aready covered by the montecarlo variation ?

Thank you
 

Also in the first paper the author run the Montecarlo in conjuction of corners (SS, FF...etc), why he should include these corners when it will aready covered by the montecarlo variation ?

Do you have any model you can play with? The answer to this question becomes quite trivial when you see how foundries organize their models, corners, and process variation distinction (global and local)
 
Simply, read this friendly manual. In this case, your process documentation. For your process is nice and short document about Mismatch and how it is modeled as well.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top