Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How hold violation caused by below mentioned Scenceio

Status
Not open for further replies.

Varun124

Junior Member level 3
Joined
Jul 3, 2019
Messages
28
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
223
Hi All
In my design D is changing just before clock edge but there were no violation reported. I know it is because of massive hold violation because launch clock is coming early and capture clock is coming because of which data slippage is happening. Can anyone help me what exactly happening here. Also why can't it be setup violation?

Thanks and Regards.,
Varun Kumar M S
 

How about a diagram? Your description is very confusing.
 

1. Have you simulation run considering min corner or max corner SDFs?
2. Do you see the failures or mismatches during 0-delay sim on the same register you are talking about?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top