Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock divider circuit

Status
Not open for further replies.
Don't know about the first.
The other one is the form widely used within digital designs.

Depends on what you are trying to do.
 

the first is a PLL design from unknown researchers in a meaningless journal. validated with simulation (sigh)

the second is something that works reliably and is utilized very often
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top