D
daskk62
Guest
I want to design an array multiplier using verilog and need to dump it into FPGA, out of stratix III, Artix 7, and kintex 7, which FPGA I need to select, so that computation time of the verilog code of array multiplier will be less.