D
daskk62
Guest
I wrote a verilog code of a counter and after implementation in FPGA board I came to know that it can work with a clock rate of 50 MHz. Whether it is needed to set the same clock frequency in the constraint file during synthesis using Cadence Genus tool. What happen if I will increase the clock frequency to 100 MHz, during cadence genus synthesis.