+ Post New Thread
Results 1 to 4 of 4
  1. #1
    Newbie level 5
    Points: 95, Level: 1

    Join Date
    Sep 2019
    Posts
    8
    Helped
    0 / 0
    Points
    95
    Level
    1

    Design a system clock monitor in verilog

    How can I approach to design a system clock monitor logic in verilog where same clock is used as reference in FPGA ?

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 5
    Points: 24,487, Level: 38
    barry's Avatar
    Join Date
    Mar 2005
    Location
    California, USA
    Posts
    4,702
    Helped
    1037 / 1037
    Points
    24,487
    Level
    38

    Re: Design a system clock monitor in verilog

    Wait, you want to monitor a clock with ITSELF? Either I don't understand your question, or you're on a fool's errand. Maybe you need to restate what you are intending to do.



    •   AltAdvertisement

        
       

  3. #3
    Newbie level 5
    Points: 95, Level: 1

    Join Date
    Sep 2019
    Posts
    8
    Helped
    0 / 0
    Points
    95
    Level
    1

    Re: Design a system clock monitor in verilog

    Quote Originally Posted by barry View Post
    Wait, you want to monitor a clock with ITSELF? Either I don't understand your question, or you're on a fool's errand. Maybe you need to restate what you are intending to do.
    So basically , lets just say there is a external clock generated via crystal oscillator which is also used by the FPGA chip as reference. Now is it possible to implement a monitoring logic ,in the same FPGA, to detect the failure of the external clock from crystal oscillator?



    •   AltAdvertisement

        
       

  4. #4
    Super Moderator
    Points: 261,903, Level: 100
    Awards:
    1st Helpful Member

    Join Date
    Jan 2008
    Location
    Bochum, Germany
    Posts
    45,771
    Helped
    13912 / 13912
    Points
    261,903
    Level
    100

    Re: Design a system clock monitor in verilog

    Yes, using an auxiliary clock, e.g. built-in FPGA RC oscillator.

    Usually a clock monitor makes only sense if you have second clock you can switch to.



--[[ ]]--