Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

asynchronous D Flip flop with negative edge triggered clk,set and reset

Status
Not open for further replies.

Knowledge.seeker

Junior Member level 2
Joined
Oct 1, 2018
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
153
How can we establish an equation to calculate next states based on negative edge triggered clk,rest and set
I am experimenting with the equation::Qn+1 = !CK&(!SB|!RB)&Qn&!D
But is not working in a generalised manner
 

Can you please clarify which hardware should be represented by the equation? I'm not able to read a physical sense into it.
 

Your equation won't work properly without an "edge detect"
function. It is not a combinational circuit, it's a sequential
circuit. Although you can make a flip-flop out of logic gates,
such implementations still depend on phase lag for the
master/slave handoff to work properly. The equation has
nothing for that.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top