+ Post New Thread
Results 1 to 2 of 2
  1. #1
    Newbie level 1
    Points: 14, Level: 1

    Join Date
    Nov 2019
    Location
    Gr. Noida, India
    Posts
    1
    Helped
    0 / 0
    Points
    14
    Level
    1

    Synopsys DC: Tracing clock path

    Hi all,

    I'm a beginner with Synopsys DC. I synthesized a particular design and later defined and propagated the clocks via the clock ports into the design. Now, I want to trace the clock tree. In particuar, I wish to do the following:

    1. Get the cells in the the clock path (I've tried get_cells -hierarchical -filter "is_combinational==true" -filter "pin_on_clock_network_per_scn == true && direction==in". Is this the correct way?)

    2. Visualize the clock path on GUI (I haven't got a clue on this)

    Moreover, i would appreciate if you could suggest some references for beginning with DC.

    Thanks in advance!!

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 5
    Points: 8,831, Level: 22

    Join Date
    Apr 2016
    Posts
    1,856
    Helped
    324 / 324
    Points
    8,831
    Level
    22

    Re: Synopsys DC: Tracing clock path

    Do you mean visualize the clock tree? It is not implemented during logic synthesis, only later in physical synthesis. I have a feeling you are looking for something that isn't there yet.
    Really, I am not Sam.



--[[ ]]--