Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Tapered Buffer Peak Voltages

Status
Not open for further replies.

littlerock

Junior Member level 2
Joined
Mar 13, 2014
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
237
I am designing an energy harvesting system with ring oscillator, non-overlapping clock, and tapered buffer. Shown below is the the clock results and tapered buffer results of the three corners TT, FF, and SS. I was just wondering what causes the poor peak voltages of the tapered buffer results, I expect it to be flat but it is not. Thank you so much for the help.

Clock Results

clkresults.png

Tapered Buffer Results

bufferresults.png
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top