Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to take ESD and pad capacitances into consideration during design

Status
Not open for further replies.

circuitking

Full Member level 5
Joined
Jan 8, 2018
Messages
291
Helped
1
Reputation
2
Reaction score
1
Trophy points
18
Activity points
2,503
Hi, If I want to take Capacitance effects of ESD and bond pad in the design. Where should I connect these capacitances, at every pin in the schematic?. Also, Where exactly ESD protection circuit is connected, only at the input?

Thanks
 

Connect them to ground, it is enough. ESD is normally at the direct input of the chip and builded into the pad between input & VDD/VSS, sometimes secondary ESD is implemented at the gates which are connected to pins and very sensitive. I am not an expert, but high frequency ESD model (I guess you need this) is capacitance to ground on circuit inputs. I wouldn't overthink it when the focus is on other circuit's design.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top