Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

NPN having its VBE protected against reverse voltage....but unecessary?

Status
Not open for further replies.
Fluke use 2 x npn in an AC zener clamp arrangement in a lot of their meters - the gain is used as one of the devices has to be on for the clamp to work - an elegant ckt actually
.....Now this is quite a point.
Fluke do use it , (as in the above video in post #12 above) and they use it because it’s a super-quick acting zener…..that quick action surely comes from having a high gain in one of the NPN’s used in the “zener”…..so how can this circuit (using NPN’s as a zener) be degrading the gain?
Another reason Fluke use 2 NPNs as a zener is because the “double_NPN zener” has extremely low leakage current…far lower than any off the shelf zener………and if something has low leakage current, then it kind of seems to suggest that the silicon is in tip-top condition….which seems to suggest that there is no degradation going on?
 

https://www.google.com/search?q=NPN+"hot+carrier"

Most detailed papers are copyrighted but persons unconcerned
about this can find interesting yet accessible papers amid the
pay-wall hits. One such is the paper by Hu from Berkeley, it
has beta-vs-Ic curves for varying time*current stress and
physics explanations.

https://www.google.com/search?q=zener+zap+emitter+base
turns up similarly many "pay me for somebody else's work"
pay-wall papers, and some you can get at regarding the
prospect of E-B shorting at higher reverse currents.

Of course every transistor has its own HCE sensitivity
(based on close-in base oxide / interface qualities)
and its own "programming" threshold (for example a
transistor with tri-metal pad-stack on the emitter, will
have a much higher local-damage-temperature-threshold
than one with a plain aluminum metal up against the
silicon (barrier-metal contact FTW).

On the circuit side there is also the question of the
application care-abouts. Of course a resistive E-B short
is going to be pretty universally bad. HCE damage may be
subtle enough to miss in an emitter follower output with
loose tolerances and no "delta" type reliability testing.
For a while. But as some papers show, the damage is
cumulative and if caused by normal power cycling, a
field failure population potential exists.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top