Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Or is flip flop noisy at all? would you simluate its noise as you would do with a strong arm comparator? Why is strong arm comparator noisy but not a flip flop?
A comparator and D-Flip Flop are not the same. I wouldn't expect they are comparable from noise standpoint. Digital circuits handle noise differently than analog, like a comparator, they are comparable if the comparator has hysteresis, but not at all. Digital circuits are very unsensitive to any kind of noise. But I don't know actually, what is an "arm" comparator?
Hi Frankrose, here is a pdf explaining strong arm latch: https://www.seas.ucla.edu/brweb/papers/Journals/BR_Magzine4.pdf
the timing of the output data rising edge of a flip flop will vary depending on circuit noise, so was wondering how to characterize this noise..
I think it is depending on you required speed and process how noise matter, and it shouldn't be edge sensitive. And to answer your basic question D flip-flop is noisy too, but hysteresis can reduce noise sensitivity if it is implemented in D-flip flop, the mentioned comparator above doesn't apply it as I see, so noise can matter. But still flip-flop and comparator are really not the same, I wouldn't compare them.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
