+ Post New Thread
Results 1 to 2 of 2
  1. #1
    Newbie level 1
    Points: 55, Level: 1

    Join Date
    Oct 2019
    Posts
    4
    Helped
    0 / 0
    Points
    55
    Level
    1

    CMOS varactor in cadence

    Hi all,
    I want to design an NMOS varactor in Cadence. where the source and drain of NMOS are shorted together like the attached figure. And the gate is controlled by another voltage. I have all the required parameters of this S/D gate NMOS varactor.

    I want to know how do I plot the Cv vs Vgb for this MOS varactor with different (W/L) values like the attached figure. It will be very helpful if anyone can point out the steps serially how to simulate this MOS varactor in UMC 130nm process with Cadence.
    Click image for larger version. 

Name:	1.PNG 
Views:	0 
Size:	43.4 KB 
ID:	156269

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 5
    Points: 17,428, Level: 31
    pancho_hideboo's Avatar
    Join Date
    Oct 2006
    Location
    Real Homeless
    Posts
    2,684
    Helped
    725 / 725
    Points
    17,428
    Level
    31

    Re: CMOS varactor in cadence

    Quote Originally Posted by anas171 View Post
    I want to design an NMOS varactor in Cadence.
    You can not design anything in Cadence.

    Or do you mean an outsource design service in Cadence ?

    Use correct terminology .
    Last edited by pancho_hideboo; 29th October 2019 at 09:10.



--[[ ]]--