Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Solution for ICC mismatch in units

Status
Not open for further replies.

Vlsi24

Newbie level 1
Joined
Oct 27, 2019
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
6
If you get this kind of error, please check the input "read verilog file". You might have mistakenly put the pre-synthesized netlist and not the gate level netlist generated from design compiler
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top