Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ADC output bit rate and PCB layout

Status
Not open for further replies.

engr_joni_ee

Advanced Member level 3
Joined
Nov 3, 2018
Messages
718
Helped
2
Reputation
4
Reaction score
4
Trophy points
18
Activity points
5,940
Hi,

I am considering AD9257 ADC for my application. The ADC chip is octal which means 8 ADC on chip. The resolution is 14 bits and sampling rate is 65 MSPS. Each channel has serial LVDS output. There is a statement on the first page of the datasheet which reads.

"Ease of Use. A data clock output (DCO) is provided that operates at frequencies of up to 455 MHz and supports double data rate (DDR) operation."

I guess the differential output means that positive data DA+ and negative data DA- from channel A are just inverted in polarity otherwise they are same, right ? and the double data rate sampling means that it is possible to sample at both edges, right ? which means that (65 x 14) /2 = 455 MHz is the data bit clock to FPGA, right ? and the PCB layout has to be in accordance with 455 MHz, and not 910 MHz, right ?
 

Hi,

I guess it is ok to sample the ADC data at both positive and negative edges in FPGA, right ? Do the FPGA or ZYNQ have LVDS I/O to take the data in at 455 MHz ? How about the layout requirement ? What do I need to take more in to consideration ?
 

Series 7 is specified for 950 MBPS DDR LVDS speed, 910 MBPS has little margin. It's suggested to use digital phase alignment to adjust the receiver timing.

DCO and FCO must be sent to the FPGA along with the eight data lanes, DCO to a dedicated clock input. Alternatively use FCO only and derive data clock by a PLL.

Series 7 provides internal differential termination for LVDS inputs. Just design proper 100 ohm differential pairs between ADC outputs and FPGA.
 

"Series 7 is specified for 950 MBPS DDR LVDS speed, 910 MBPS has little margin. It's suggested to use digital phase alignment to adjust the receiver timing."

I guess the effective DCO will be 455 MHz, not 910 MHz, right ? because of double data rate which is sampling on both edges positive and negative. So the margin to Series 7 950 MBPS DDR LVDS speed is more then double ?
 

Hi,

Since you have two data per clock period (one per edge): DCO of 455MHz gives 910MBPS.
--> low margin.

Klaus
 

475 MBPS SDR and 950 MBPS DDR, why not read the datasheet yourself?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top