Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Different isolation techniques used to isolate devices with different potential?

Status
Not open for further replies.

MubarakKhan

Newbie level 4
Joined
May 27, 2019
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
50
what are the different isolation techniques used to isolate devices with different potential?
like I Know about deep N-well, P-well is used to isolate the devices with different potential.
are they any other techniques in use? for example, 4-NMOS transistors connected in series with their body and source tied together, the last transistor connected to GND and First one to VDD to isolate this 4-device can we use junction isolation?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top