Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Output of Nand Sequential based Phase-Frequency Detector

Status
Not open for further replies.

firasgany7

Junior Member level 1
Joined
Oct 11, 2019
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
209
Hello guys,
i'm trying to understand the output of my phase detector only for a pulse that goes from zero to one.

i'm trying to substitute the clocks initial values into the circuit and try to calculate the output, but since we have SR latches in this example that i'm showing, what should be the other values and what is the assumption?
why this circuit can't go to meta-stability state?

Note: all the gates are transistor level and not idea.

these are the schematics and the value that I substituted and the simulation:


NAND explain.png

nand.jpg

as you see, the up starts with 0.7 volts, and I don't know how to explain that.

thanks in advance for any kind of help.
 

You didn't report the transistor technology.

I presume you can see how the intermediate level is achieved if you look at all voltage. I guess it's a result that will be never observed in a real circuit due to component variations.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top