Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to measure dead zone of FPD

Status
Not open for further replies.

firasgany7

Junior Member level 1
Joined
Oct 11, 2019
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
209
How to measure dead zone of PFD

Hi everyone,

I read in many places including this Forum on ways how to plot the characteristics of PFD function:

pfd characteristics.png

I know that I need to decrease the phase difference between Clk_out and Clk_ref and see when the charge pump current/voltage doesn't change.
but it seems in my simulation a change happens every time, in this example the change kept happening until the capacitor at the output of
the charge pump was completely charged.

deadzone.png


here are the schematics of my PFD and CP:
72174629_403638023871984_4296582053379440640_n.png
72199318_686990695044587_8567411873694089216_n.png
73309710_904691959887493_4930228358198853632_n.png

I'm using Virtuoso Custom IC Design Environment for Cadence.
I plotted a signal called (Up - Down) in order to see when I have a phase difference.

I expect that when the phase difference pulse is very small, the capacitors load of the charge pump won't have enough time to charge, thus I don't expect a transition of the CP to happen.

I'm playing right now with the width of transistors to see if this changes something and also trying to make the phase difference small. in this example I used different frequencies for the sources.

I still don't know how to make the right plot in virtuoso to find the PFD characteristics function in order to calculate the dead zone, technically the right thing to do in my opinion is to plot the average current as a function of the (Up-Down) signal (phase difference).

it seems from the simulation that I get the opposite of what i'm expecting, as the phase error increases, the average current increases too. what did I do wrong ? and how I do technically plot this function ?
 

Attachments

  • 72482899_574967336574776_2633006469334695936_n.png
    72482899_574967336574776_2633006469334695936_n.png
    58.7 KB · Views: 177
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top