Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

CMOS FINFET Layout Tutorials/Explanations

Status
Not open for further replies.

Puppet123

Full Member level 6
Joined
Apr 26, 2017
Messages
356
Helped
22
Reputation
44
Reaction score
21
Trophy points
18
Activity points
3,058
What are the best resources (papers, books etc) to learn FINFET layout ?

Can anyone share any ?
 

The best resources are documents and training materials from the foundries.
Which is foundry proprietary and confidential.
Meaning - you can see that only on the job, working for one of the companies using these technologies.

Nothing that is available in the open literature comes close, in my opinion, to the real life.

Max
 

What are the best resources (papers, books etc) to learn FINFET layout ?

Can anyone share any ?

there is nothing special about a FinFET transistor. You have less flexibility than in older technologies. You will never draw a fin, for instance. It is always there, it is gridded and always present. You only have to align to it. You pretty much get 2 transistor templates from the foundry and you drop them into your layout. Things get a little messier when you get to the middle layers (M0), the connection rules are very wonky.
 

There are actually quite a lot of unusual and even counter-intuitive effects with FinFETs and with interconnects / parasitics in FinFET technologies.

For example, gate resistance may go up as gate width gets smaller.

Another example is the magnitude, number, and complexity of parasitics.

And this list goes on...
 

There are actually quite a lot of unusual and even counter-intuitive effects with FinFETs and with interconnects / parasitics in FinFET technologies.

For example, gate resistance may go up as gate width gets smaller.

Another example is the magnitude, number, and complexity of parasitics.

And this list goes on...

Agreed. The effects are wild, the layout is not. That was my point.
 

Yes, agreed, the layout still contains polygons.
But, if you look at the FinFET layout (devices with interconnects), you can tell immediately it is not a planar CMOS technology.
The style is completely different.
To the contrary, if you look at planar technology layout, it's hard to tell if that is 90nm, or 65nm, or 40nm.

Also, the amount of efforts required to make a clean and good (electrically) layout in FinFET nodes is much more than that for planar CMOS technology layouts.
 

If only doing real FinFET design layouts - with all their constraints, parasitics bottlenecks, complexity of multi-patterning, nonlinear effects, etc. etc. - would be that simple...

"I know karate, jiujitsu, sambo, judo, kungfu, and many other dangerous words" :)
 

i just want to learn how to do it. also not all PDKs offer "any help" or tutorials - especially on how to do layout.

i am going to answer my own question here: i will use Microwind to learn how to do FINFET layout. Then I can move on to the PDKs.

https://www.microwind.net/products
https://www.microwind.net/microwind_3_8

If I could google it, no reason to come here right ? :wink:
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top