Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Affordable Xilinx UltraScale+ Kintex dev board on CrowdSupply

Status
Not open for further replies.

agilmine

Newbie level 1
Joined
Oct 5, 2019
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
35
Hi,
I am the maker of UltraMiner FPGA, I’d like to introduce you to our project, which will be launched on CrowdSupply platform soon!

https://www.crowdsupply.com/agilmine/ultraminer-fpga
(please sign up for project update if interested!)

Our FPGA board is designed with the latest Xilinx 16nm UltraScale+ Kintex, very high performance and power efficient. The TI PMIC (power management IC) on board is capable of supplying up to 60A constant load to the FPGA chip. It would be an ideal dev platform for any RTL designs requiring high processing power, you will never run out of logic resource or power.

The Best part is the price, by cooperating with cryptocurrency mining facilities we are able to bring up the production volume so as to lower the per-unit price. The developer version is priced only at $429 I believe it is the lowest priced UltraScale+ Kintex dev board you can find in today’s market. Plus the Vivado license is for free, that saves you another $2k!

Developer version: $429 (with PCIe)
Crypto Miner version: $399 (bundled with CPU cooler)


We promote Open Source, all the software and drivers will be open, including the cryptocurrency algorithm rtl designs, that you can use them for mining right away!
Please shoot me email for any questions. I would be more than happy to answer them here as well:

dev@agilmine.com

Technical Specifications
• Processing
o Xilinx Kintex UltraScale+ KU3P (TSMC 16nm FinFET+)
 System Logic Cells: 356K
 DSP Slices: 1,368
 Memory: 26.2 Mb
o 125 Mhz ultra low jitter crystal
• Connectivity
o 1x Micro USB to I²C, SPI and 2xUART
o 1x JTAG port
o 1x SPI Flash (128 Mb)
o 1x PCIe 6-pin Power Adapter
o 2x GPIO pinout connectors (1528-1385-ND)
 16 HPIO pins (1.8 V, higher speed, LVDS compatible)
 17 HDIO pins (3.3 V, lower speed)
o Developer Version: PCIe x4 Gen 3
• Power Management
o TI high efficiency PMIC with 90 W Max power output
o Dynamic Voltage Control and monitoring
o Cooler/Heatsink sockets compatible with LGA115X (90x90 mm) & North Bridge (40x40 mm)
• Open Source Software
o Free webpack license for Vivado Design Suite from Xilinx
o Various pre-built algorithm bitstream files included, ready to use
o Cryptocurrency algorithm bitstream design and host software
o C library provided for power monitor and management, FPGA flash programmer
o Cross platform support on Mac OS, Windows, Linux and Embedded Linux (Raspberry Pi)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top