+ Post New Thread
Results 1 to 3 of 3
-
4th October 2019, 09:49 #1
- Join Date
- Jul 2019
- Posts
- 6
- Helped
- 0 / 0
- Points
- 87
- Level
- 1
How to identify design in terms of track ?
hi ,
can anyone guide me what we mean by saying a design is a 9 track design or a 12 track design?
how do we identify our design in context with previous question?
Regards .
-
Advertisement
-
4th October 2019, 11:43 #2
- Join Date
- Apr 2016
- Posts
- 1,858
- Helped
- 324 / 324
- Points
- 8,852
- Level
- 22
Re: How to identify design in terms of track ?
Really, I am not Sam.
-
Advertisement
-
24th October 2019, 06:03 #3
- Join Date
- Jan 2007
- Posts
- 49
- Helped
- 6 / 6
- Points
- 2,579
- Level
- 11
Re: How to identify design in terms of track ?
Library cells can be divided into two when taking about tracks - standard cells (GP logic like AND/OR) and datapath cells (eg arithmetic blocks). The former have fixed height and variable width (thus the X2, X4 variants for AND gates you may have seen in the .lib which internally means they have more or less resistance, depending, with consequent effect seen on drive strength). The latter are custom blocks thus fixed width and heights. When speaking of an 'X-track library' we mean the height of standard cells. You can see the value in the databook of the library, in the form of a pdf in or around the same directory where the .lib is placed. The conversion of #tracks to nanometers will obviously be foundry-dependent but one 6T library I worked with recently was equivalent to 240nm cell height, again obtained from the databook.
+ Post New Thread
Please login