Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

A 55-65 GHz Low Noise Amplifier

Status
Not open for further replies.

mmWave-RFIC

Newbie
Joined
Mar 23, 2019
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
69
Hi everyone,
I want to share with you the 55-65 GHz low noise amplifier. The chip is a three-stage V-band Monolithic Low Noise Amplifier (MMIC) with good electrical performance. It is manufactured by standard CMOS process. The power consumption is as low as 15mW to obtain 20dB small signal gain and -8dBm output -1dB compression point.
Some details of this product are as follows:
Frequency Range: 55-65GHz
Typical small signal gain: 20dB
Typical output P1dB: -6dBm
Typical noise figure: 4dB
Process types: 65nm CMOS
Power supply: 1V
Power consumption: 15mW
Die size: 1×1.2mm2
Our product can be used in test instrumentation, microwave radios, telecommunications infrastructure and fiber optics.
Visit attachments to learn more about our product.
Thanks.
 

Attachments

  • LNA(60GHz)-datasheet(En)-终改G3-20190905.pdf
    250.9 KB · Views: 80

A 55-70 GHz Power Amplifier

Hi everyone,
I want to share with you the 55-70 View attachment PA(55-70GHz)-datasheet.pdfGHz power amplifier.The chip is a three-stage V-band Monolithic Power Amplifier (MMIC) with good electrical performance. It is manufactured by standard CMOS process. The power consumption is as low as 150mW to obtain 16dB small signal gain and 13dBm output saturation power.
Some details of this product are as follows:
Frequency: 55-70GHz
Typical small signal gain: 16dB
Typical output saturation power: 13dBm
Typical power additional efficiency (PAE): 14%
Process types: 65nm CMOS
Power supply: 1V
Die size: 1.2×0.6mm2
Our product can be used in test equipment and instrumentation.
Visit attachments to learn more about our product.
Thanks.
 
Last edited by a moderator:

A 33-38 GHz Phase Locked Loop

Hi everyone,

I want to share with you the 33-38 GHz phase locked loop. The procduct allows implementation of fractional-N and integer N phase-locked loop (PLL) frequency synthesizer when used with an external loop filter and an external reference clock. The wideband millimeter-wave voltage controlled oscillator (VCO) design allows frequencies from 33GHz to 38GHz to be generated.

The PLL integrated VCO, prescalar, frequency divider, PFD, charge pump, fractional-N modulator and SPI interface for compact applications, and the total die size is smaller than 3mm2.

The integrated high performance fractional-N modulator ensures the output has low in-band spur and neglected out-band spur.
Control of all on-chip register is through a standard SPI interface. Also, the chip has optimized power plan for simplified external power supply.

Our product can be used in Test equipment and instrumentation and Clock generation.

Visit attachments to learn more about our product.

Thanks.
 

Attachments

  • PLL-datasheet.pdf
    823.8 KB · Views: 94

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top