Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Single Ended output rise/fall times in CML

Status
Not open for further replies.
G

Goutham Sunkara

Newbie level 2
Joined
May 19, 2014
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
12
Hi,
Why is the fall time usually more than rise time for single ended o/ps in a CML buffer?
What are the common techniques to match them?
Regards,
Sai.
 

Could you show an example for it?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top