Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Error in AMS simulation.

Status
Not open for further replies.

Chinmaye

Full Member level 3
Joined
Jan 18, 2016
Messages
164
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,298
Activity points
3,145
Dear all,
I have verilog block for which i have created symbol. I tried to test only that block performing AMS simulation and it works. Now i try to put it the actual design and perform AMS simulation. It gives the following error.
Please help me understand this.


Running netlist assembly..
ncvlog: *E,BADBSE (digital/netlist.vams,515|17): illegal base specification: (,) [2.5][2.5.1(IEEE)].
ncvlog: *E,EXPRPA (digital/netlist.vams,515|21): expecting a right parenthesis (')') [12.1(IEEE)].
ncvlog: *E,BADBSE (digital/netlist.vams,517|13): illegal base specification: (;) [2.5][2.5.1(IEEE)].
ncvlog: *E,EXPSMC (digital/netlist.vams,519|4): expecting a semicolon (';') [12.3.2(IEEE)].
irun: *E,VLGERR: An error occurred during parsing. Review the log file for errors with the code *E and fix those identified problems to proceed. Exiting with code (stat
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top