Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Phase Interpolator for high frequency circuit

Status
Not open for further replies.

Soumen Mohapatra

Newbie level 1
Joined
Nov 2, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
Why don't we generate Phase Interpolator using RC Delay ( LPF).
Just by changing the R/C Value, delay can be generated and it can be go through a comparator or Strong ARM to get the suare wave with Delay based on digital code.
 

"We"? I've done it (decade or more ago, 800MHz PECL
clock recovery). Made 8 phases from the single incoming,
with the non-quadrature ones by interpolation as you
say (comparator, forget it - inverters were all that could
hang with that clock in 3.3V RF SOI CMOS).

That said I'm not a fan of how the interpolated phases
degrade edge rate (@ the RC and next stage), picking up
more phase noise / jitter.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top