+ Post New Thread
Results 1 to 6 of 6
  1. #1
    Member level 5
    Points: 1,077, Level: 7

    Join Date
    Jan 2016
    Posts
    82
    Helped
    0 / 0
    Points
    1,077
    Level
    7

    Converting verilog code into a symbol during AMS simulation

    Dear all,
    I have a verilog code with input in[3:0] and output out[3:0]. When i try to create a symbol for it for ams simulation, it gives me only 2 pins. One pin for input, in<3:0> instead of 4 pins as in[3], in[2], in[1], in[0]. The other is for output, out<3:0> instead of 4 pins. I am really not sure of how to give the inputs to this? AM i missing out on something? Can some one help?

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 5
    Points: 17,003, Level: 31
    pancho_hideboo's Avatar
    Join Date
    Oct 2006
    Location
    Real Homeless
    Posts
    2,613
    Helped
    701 / 701
    Points
    17,003
    Level
    31

    Re: Converting verilog code into a symbol during AMS simulation

    Simply they are bus pins.



    •   AltAdvertisement

        
       

  3. #3
    Member level 5
    Points: 1,077, Level: 7

    Join Date
    Jan 2016
    Posts
    82
    Helped
    0 / 0
    Points
    1,077
    Level
    7

    Re: Converting verilog code into a symbol during AMS simulation

    How will i be able to split the pins? As in, I would like to have 4 pins by name in[0], in[1], in[2], in[3] instead of one pin in[3:0].



    •   AltAdvertisement

        
       

  4. #4
    Advanced Member level 5
    Points: 17,003, Level: 31
    pancho_hideboo's Avatar
    Join Date
    Oct 2006
    Location
    Real Homeless
    Posts
    2,613
    Helped
    701 / 701
    Points
    17,003
    Level
    31

    Re: Converting verilog code into a symbol during AMS simulation

    Simply edit manually.



  5. #5
    Full Member level 5
    Points: 1,673, Level: 9

    Join Date
    Apr 2017
    Posts
    255
    Helped
    6 / 6
    Points
    1,673
    Level
    9

    Re: Converting verilog code into a symbol during AMS simulation




    •   AltAdvertisement

        
       

  6. #6
    Member level 5
    Points: 1,077, Level: 7

    Join Date
    Jan 2016
    Posts
    82
    Helped
    0 / 0
    Points
    1,077
    Level
    7

    Re: Converting verilog code into a symbol during AMS simulation

    Thanks for the help,
    So i split the inputs while defining input output pins in the module. For example
    module inve(in[1], in[2], out[2], out[1]);
    This seems to work



--[[ ]]--