Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Level Shifters: Trends in Delay and Transition Time

Status
Not open for further replies.

janthonym

Newbie level 6
Joined
Sep 5, 2019
Messages
11
Helped
0
Reputation
0
Reaction score
1
Trophy points
1
Activity points
127
Hello all,

I have a question regarding level shifters. Assuming I have a multi voltage level shifter - 2 voltages; a primary voltage (placed at the top and bottom edge of the level shifter) and a secondary voltage (placed at the center of the level shifter), I was wondering how the rise/fall transition and rise/fall delay time depend on these voltages.

I've been observing some plots and I have observed that generally, the rise/fall timing does not depend on the secondary voltage but the rise/fall timing does appear to decrease as the primary voltage increases (regardless of process and temperature).

Is this general trend that I'm observing correct and if so can someone explain to me why this is correct?

Thank you.
 

In all probability you apply the higher voltage through one device, and the lesser voltage through a different device. This occurs internally in an op amp which is a common level shifting device. Is that what you are using?
The output stage has two different transistors which turn on to greater or lesser extent. To apply a higher voltage, one of its output transistors sources current.
To apply a lower voltage, the other transistor sinks current.

If one transistor has more conductance than the other, then it creates dissimilar rise/fall times.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top